Login / Signup
A Parallel Permutation Multiplier for a PGM Crypto-chip.
Tamás Horváth
Spyros S. Magliveras
Tran van Trung
Published in:
CRYPTO (1994)
Keyphrases
</>
low cost
floating point
high speed
floating point arithmetic
high density
level parallelism
hardware implementation
low power consumption
real time
shared memory
computer architecture
probabilistic graphical models
physical design
analog vlsi