Login / Signup

Design Techniques for 48-Gb/s 2.4-pJ/b PAM-4 Baud-Rate CDR With Stochastic Phase Detector.

Haram JuKwangho LeeKwanseo ParkWoosong JungDeog-Kyoon Jeong
Published in: IEEE J. Solid State Circuits (2022)
Keyphrases