A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance.
Belal HelalMatthew Z. StraayerGu-Yeon WeiMichael H. PerrottPublished in: IEEE J. Solid State Circuits (2008)