High performance two-stage charge-pump for spur reduction in CMOS PLL.

Jung-Woong Park Nam-Soo Kim Hye-Im Jeong Da-Sol Won Ho-Yong Choi

Published in: SSD (2014)

Keyphrases

power consumption
low cost
high speed
charge coupled devices
low power
hd video
databases
reduction method
analog vlsi
circuit design
high efficiency
neural network
optimal design
power supply
condition monitoring
scientific computing
low power consumption
data acquisition