Login / Signup

Optimal Dual-VT Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies.

Aditya BansalJae-Joon KimKeunwoo KimSaibal MukhopadhyayChing-Te ChuangKaushik Roy
Published in: VLSI Design (2008)
Keyphrases