Design of Radix-4 SRT Dividers in 65 Nanometer CMOS Technology.

Tung N. Pham Earl E. Swartzlander Jr.

Published in: ASAP (2006)

Keyphrases

cmos technology
design process
low power
image processing
power consumption
low voltage
design methodology
power dissipation
spl times