Login / Signup

Area and performance optimization of a generic network-on-chip architecture.

Mário P. VéstiasHorácio C. Neto
Published in: SBCCI (2006)
Keyphrases
  • network on chip
  • routing algorithm
  • multi processor
  • packet switched
  • network simulator
  • real time
  • data transfer
  • peer to peer
  • parallel computers