Login / Signup

A Power-Efficient Floating-Point Co-processor Design.

Xunying ZhangXubang Shen
Published in: CSSE (4) (2008)
Keyphrases
  • floating point
  • instruction set
  • sparse matrices
  • fixed point
  • computer architecture
  • functional verification
  • ibm power processor
  • higher order
  • square root
  • parallel architectures