C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A 32Kb SRAM cache using current mode operation and asynchronous wave-pipelined decoders.
Michael Wieckowski
Martin Margala
Published in:
SoCC (2004)
Keyphrases
</>
query processing
neural network
knowledge base
low cost
operating system
power consumption
data access
file system
data transmission
power reduction