Login / Signup

Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS.

Jianping GongSulin LiJohn A. McNeill
Published in: ISCAS (2016)
Keyphrases