Login / Signup

A 10Gb/s 44.2 dB adaptive equalizer with Duobinary tracking loop in 0.18µm CMOS.

Po-Hsuan ChangAn-Siou LiChia-Ming Tsai
Published in: ISCAS (2014)
Keyphrases