SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces.

Arash Saifhashemi Peter A. Beerel

Published in: CPA (2011)

Keyphrases

asynchronous circuits
process algebra
delay insensitive
three dimensional
modeling method
multi agent
digital images
high speed
model checking
digital media
highly successful