Login / Signup

A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic.

Chua-Chin WangChi-Chun HuangChing-Li LeeTsai-Wen Cheng
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2008)
Keyphrases