Login / Signup
The Hierarchical h-Adaptive 3-D Boundary Element Computation of VLSI Interconnect Capacitance.
Jinsong Hou
Zeyi Wang
Xianlong Hong
Published in:
ASP-DAC (1999)
Keyphrases
</>
high speed
boundary element
power dissipation
low power
finite element
computer science department
power consumption
vlsi design
multiresolution
low cost
natural images
data center
finite element model