Login / Signup
Design sensitivity of single event transients in scaled logic circuits.
Jyothi Velamala
Robert LiVolsi
Myra Torres
Yu Cao
Published in:
DAC (2011)
Keyphrases
</>
logic circuits
design process
case study
low power
functional decomposition
pattern recognition
user interface
image analysis
query language
low cost
embedded systems
design methodology