Login / Signup
LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS.
Andrea Boni
Andrea Pierazzi
Davide Vecchi
Published in:
IEEE J. Solid State Circuits (2001)
Keyphrases
</>
high speed
gigabit ethernet
input output
user interface
main memory
low cost
low power
power consumption
user friendly
friendly interface
database
real time
neural network
interface design
direct manipulation
charge coupled devices