Login / Signup

A Speed-Optimized Systolic Array Processor Architecture for Spatio-Temporal 2-D IIR Broadband Beam Filters.

Arjuna MadanayakeLeonard T. Bruton
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2008)
Keyphrases