Login / Signup
Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates.
John Reuben
Stefan Pechmann
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2021)
Keyphrases
</>
processor array
parallel computation
distributed memory
random access memory
database
machine learning
genetic algorithm
parallel processing
parallel computing
parallel architectures
parallel hardware