• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 28.3mW PA-closed loop for linearity and efficiency improvement integrated in a +27.1dBm WCDMA CMOS power amplifier.

Shouhei KousaiKohei OnizukaTakashi YamaguchiYasuhiko KuriyamaMasami Nagaoka
Published in: ISSCC (2012)
Keyphrases