Sign in

A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter.

Brett MathisJames E. Stine
Published in: ASAP (2019)
Keyphrases
  • floating point
  • floating point arithmetic
  • instruction set
  • square root
  • fixed point
  • graphics processing units
  • operating system
  • fast fourier transform
  • interval arithmetic
  • sparse matrices