A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance.
Ashish SrivastavaKaviraj ChopraSaumil ShahDennis SylvesterDavid T. BlaauwPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2008)