High speed low complexity FPGA-based FIR filters using pipelined adder graphs.

Martin Kumm Peter Zipf

Published in: FPT (2011)

Keyphrases

low complexity
high speed
fir filters
motion estimation
filter design
filter bank
computational complexity
low power
vlsi implementation
linear algebra
frame rate
feature extraction
multiresolution
signal to noise ratio