A clock generator based on multiplying delay-locked loop.

Chorng-Sii Hwang Ting-Li Chu Wen-Cheng Chen

Published in: SoCC (2014)

Keyphrases

power consumption
high speed
artificial neural networks
real time
artificial intelligence
search algorithm
shortest path
critical path