Login / Signup
16.2 A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input.
Minglei Zhang
Yan Zhu
Chi-Hang Chan
Rui Paulo Martins
Published in:
ISSCC (2020)
Keyphrases
</>
input data
frequency domain
database
high speed
image interpolation
image sequences
interpolation algorithm