Login / Signup
The Role of Timing Verification in Layout Synthesis.
Jacques Benkoski
Andrzej J. Strojwas
Published in:
DAC (1991)
Keyphrases
</>
asynchronous circuits
model checking
search engine
image segmentation
program synthesis