Login / Signup

A new architecture for online error detection and isolation in network on chip.

Chakib Nehnouh
Published in: J. High Speed Networks (2020)
Keyphrases
  • error detection
  • network on chip
  • error correction
  • multi processor
  • routing algorithm
  • real time
  • network simulator
  • packet switched
  • fault tolerance
  • data transfer
  • shortest path