Login / Signup

A new EDA flow for the mitigation of SEUs in dynamic reconfigurable FPGAs.

Boyang DuLuca SterponeDavid Merodio Codinachs
Published in: ETS (2016)
Keyphrases