C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A new EDA flow for the mitigation of SEUs in dynamic reconfigurable FPGAs.
Boyang Du
Luca Sterpone
David Merodio Codinachs
Published in:
ETS (2016)
Keyphrases
</>
field programmable gate array
dynamic environments
artificial intelligence
flow patterns
neural network
low cost
flow field
hardware implementation
data sets
feature selection
image sequences
decision support system
computing systems
smart camera
reconfigurable hardware