• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Efficient design of 15: 4 counter using a novel 5: 3 counter for high-speed multiplication.

L. Hemanth KrishnaNeeharika M.Vishvanath JanjiralaSreehari VeeramachaneniS. K. Noor Mahammad
Published in: IET Comput. Digit. Tech. (2021)
Keyphrases