Login / Signup
System-level performance analysis for designing on-chipcommunication architectures.
Kanishka Lahiri
Anand Raghunathan
Sujit Dey
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2001)
Keyphrases
</>
levels of abstraction
databases
neural network
real world
e learning
high quality
cooperative
digital libraries
image retrieval
individual level