Reconfigurable DSP block design for dynamically reconfigurable architecture.

Rakesh Warrier Hao Liang Wei Zhang

Published in: ISCAS (2014)

Keyphrases

reconfigurable architecture
systolic array
pattern recognition
high speed
building blocks
data flow
design decisions
case study
general purpose
design process
computer aided
parallel implementation