Login / Signup

Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add.

Ivan RatkovicOscar PalomarMilan StanicOsman Sabri UnsalAdrián CristalMateo Valero
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2018)
Keyphrases