Clock skew estimate modeling for FPGA high-level synthesis and its application.

Koichi Fujiwara Kazushi Kawamura Masao Yanagisawa Nozomu Togawa

Published in: ASICON (2015)

Keyphrases

fpga device
high level synthesis
real time
machine learning
higher order
parallel architecture