Login / Signup

A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs.

Javier ResanoDiederik VerkestDaniel MozosSerge VernaldeFrancky Catthoor
Published in: Microprocess. Microsystems (2004)
Keyphrases