Login / Signup
Post-placement C-slow retiming for the xilinx virtex FPGA.
Nicholas Weaver
Yury Markovsky
Yatish Patel
John Wawrzynek
Published in:
FPGA (2003)
Keyphrases
</>
xilinx virtex
hardware implementation
field programmable gate array
hardware architecture
embedded systems
parallel architectures
video sequences
software engineering
general purpose
signal processing