Login / Signup
Optimal wire sizing and buffer insertion for low power and a generalized delay model.
John Lillis
Chung-Kuan Cheng
Ting-Ting Y. Lin
Published in:
IEEE J. Solid State Circuits (1996)
Keyphrases
</>
low power
low cost
low complexity
image processing
high speed
power consumption
signal to noise ratio