Login / Signup

Energy-efficient exclusive last-level hybrid caches consisting of SRAM and STT-RAM.

Namhyung KimJunwhan AhnWoong SeoKiyoung Choi
Published in: VLSI-SoC (2015)
Keyphrases