Login / Signup
Simulation-Based Verification for High-Level Synthesis.
Rolf Ernst
Jayaram Bhasker
Published in:
IEEE Des. Test Comput. (1991)
Keyphrases
</>
high level synthesis
parallel architecture
model checking
design space exploration
formal verification
formal methods
face verification
computer vision
expert systems