Exploring the interplay of yield, area, and performance in processor caches.

Hyunjin Lee Sangyeun Cho Bruce R. Childers

Published in: ICCD (2007)

Keyphrases

high speed
parallel processing
real time
real world
computer architecture
memory access
cache misses
database
neural network
decision trees
input output
instruction set
cache hit ratio