Login / Signup
Integrating FPGA acceleration into HMMer.
Timothy F. Oliver
Leow Yuan Yeow
Bertil Schmidt
Published in:
Parallel Comput. (2008)
Keyphrases
</>
real time
hardware implementation
high speed
real time image processing
low cost
hardware design
artificial intelligence
multiscale
single chip
dedicated hardware
systolic array