Systolic Array Based Architecture for Variable Block-Size Motion Estimation.

Liang Lu John V. McCanny Sakir Sezer

Published in: AHS (2007)

Keyphrases

systolic array
parallel architecture
variable block size motion estimation
reconfigurable architecture
data flow
parallel processing
hardware implementation
shared memory
distributed memory
parallel implementation
image processing