Architecture of a high-rate VLSI Viterbi decoder.

Emmanuel Casseau Eric Lüthi

Published in: ICECS (1996)

Keyphrases

high rate
low rate
false alarms
vlsi architecture
hidden markov models
low complexity
fpga implementation
management system
vlsi implementation
software architecture
processor array
vlsi design
noisy channel
high speed
signal processing