Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip.

Heiko Zimmer Stefan Zink Thomas Hollstein Manfred Glesner

Published in: IPDPS (2005)

Keyphrases

network on chip
multi processor
routing algorithm
network simulator
end to end
packet switched
high speed
real time
data transfer
sensor networks
processing units