Silicon Proven Timing Signoff Methodology using Hazard-Free Robust Path Delay Tests.

Ankit Shah Raman Nayyar Arani Sinha

Published in: VTS (2019)

Keyphrases

low cost
case study
shortest path
robust estimation
data sets
data mining
design methodology
optimal path
asynchronous circuits