VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT project.
Carlos Delgado KloosTomás Pedro de Miguel MoroTomás Robles ValladaresGuadalberto Rabay FilhoAndrés Marín LópezPublished in: Microprocess. Microprogramming (1993)