Login / Signup

A 12-Bit 2-GS/s Pipelined ADC Front-End Stage with Aperture Error Tuning and Split MDAC.

Peilin YangFule LiZhihua Wang
Published in: ISCAS (2021)
Keyphrases
  • error rate
  • back end
  • error bounds
  • parameter tuning
  • analog to digital converter
  • database
  • high resolution
  • collaborative learning
  • multi view
  • estimation error
  • data flow
  • learning stage
  • random access memory
  • magnetic tape