Login / Signup
Combined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation.
Kent E. Wires
Michael J. Schulte
James E. Stine
Published in:
ICCD (2001)
Keyphrases
</>
floating point
floating point arithmetic
power dissipation
power consumption
fixed point
low power
instruction set
floating point unit
power reduction
real time
cmos technology
sparse matrices
data management
signal processing
digital signal processing