A 3.2 Gbps/pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation.
Tae-Young OhHoeju ChungJun-Young ParkKi-Won LeeSeung-Hoon OhSu-Yeon DooHyoung-Joo KimChangYong LeeHye-Ran KimJong-Ho LeeJin-Il LeeKyung-Soo HaYoung-Ryeol ChoiYoung-Chul ChoYong-Cheol BaeTaeseong JangChulsung ParkKwang-Il ParkSeong-Jin JangJoo-Sun ChoiPublished in: IEEE J. Solid State Circuits (2015)