Login / Signup
Evaluating Reliability Improvements of Fault Tolerant VLSI Processor Arrays.
D. L. Tao
Published in:
SPDP (1992)
Keyphrases
</>
fault tolerant
fault tolerance
error detection
high speed
single chip
distributed systems
gate array
high availability
load balancing
parallel processing
vlsi design
safety critical
chip design
low power
focal plane
signal processing
state machine
mobile agent system
response time