Login / Signup
Latency-Guided On-Chip Bus Network Design.
Milenko Drinic
Darko Kirovski
Seapahn Meguerdichian
Miodrag Potkonjak
Published in:
ICCAD (2000)
Keyphrases
</>
network design
high speed
low latency
communication networks
low cost
network design problem
heuristic solution
facility location
low power
network architecture
prefetching
high density
response time
resource utilization
ip networks
object oriented
clock frequency
reverse logistics
memory bandwidth