Gate array implementation of on-line algorithms for floating-point operations.

Paul K.-G. Tu Milos D. Ercegovac

Published in: J. VLSI Signal Process. (1991)

Keyphrases

floating point
efficient implementation
floating point arithmetic
instruction set
graphics processing units
sparse matrices
probabilistic model
higher order
hardware implementation
data flow
square root
matrix multiplication